TDA4866

FEATURES

- · Fully integrated, few external components
- No additional components in combination with the deflection controller TDA485x, TDA4841PS
- Pre-amplifier with differential high CMRR current mode inputs
- · Low offsets
- High linear sawtooth signal amplification
- High efficient DC-coupled vertical output bridge circuit
- · Powerless vertical shift
- High deflection frequency up to 160 Hz
- Power supply and flyback supply voltage independent adjustable to optimize power consumption and flyback time
- Excellent transition behaviour during flyback
- · Guard circuit for screen protection.

GENERAL DESCRIPTION

The TDA4866 is a power amplifier for use in 90 degree colour vertical deflection systems for frame frequencies of 50 to 160 Hz. The circuit provides a high CMRR current driven differential input. Due to the bridge configuration of the two output stages DC-coupling of the deflection coil is achieved. In conjunction with TDA485x, TDA4841PS the ICs offer an extremely advanced system solution.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
DC supply;	OC supply; note 1					
V_P	supply voltage (pin 3)		8.2	_	25	V
V_{FB}	flyback supply voltage (pin 7)	note 2	_	-	60	V
l _q	quiescent current (pin 7)		_	7	10	mA
Vertical circ	euit					
I _{defl}	deflection current (peak-to-peak value; pins 4 and 6)		0.6	_	2	А
l _{id}	differential input current (peak-to-peak value)	note 3	_	±500	±600	μΑ
Flyback gei	Flyback generator					
I _{FB}	maximum current during flyback (peak-to-peak value; pin 7)		_	_	2	А
Guard circu	iit; note 1			-	-	
V ₈	guard voltage	guard on	7.5	8.5	10	V
I ₈	guard current	guard on	5	_	_	mA

Notes

- 1. Voltages refer to pin 5 (GND).
- 2. Up to 60 V \geq V_{FB} \geq 40 V a decoupling capacitor C_{FB} = 22 μ F (between pin 7 and pin 5) and a resistor R_{FB} = 100 Ω (between pin 7 and V_{FB}) are required (see Fig.4).
- 3. Differential input current $I_{id} = I_1 I_2$.


Full bridge current driven vertical deflection booster

TDA4866

ORDERING INFORMATION


TYPE	PACKAGE			
NUMBER	NAME	DESCRIPTION	VERSION	
TDA4866	SIL9P	plastic single in-line power package; 9 leads	SOT131-2	

BLOCK DIAGRAM



PINNING

SYMBOL	PIN	DESCRIPTION
INA	1	input A
INB	2	input B
V _P	3	supply voltage
OUTB	4	output B
GND	5	ground
OUTA	6	output A
V_{FB}	7	flyback supply voltage
GUARD	8	guard output
FEEDB	9	feedback input



TDA4866

FUNCTIONAL DESCRIPTION

The TDA4866 consists of a differential input stage, two output stages, a flyback generator, a protection circuit for the output stages and a guard circuit.

Differential input stage

The differential input stage has a high CMRR differential current mode input (pins 1 and 2) that results in a high electro-magnetic immunity and is especially suitable for driver units with differential (e.g. TDA485x, TDA4841PS) and single ended current signals. Driver units with voltage outputs are simply applicable as well (e.g. two additional resistors are required).

The differential input stage delivers the driver signals for the output stages.

Output stages

The two output stages are current driven in opposite phase and operate in combination with the deflection coil in a full bridge configuration. Therefore the TDA4866 requires no external coupling capacitor (e.g. 2200 $\mu F)$ and operates with one supply voltage V_P and a separate adjustable flyback supply voltage V_F only. The deflection current through the coil (I_{defl}) is measured with the resistor R_m which produces a voltage drop (U_{rm}) of: $U_{rm} \approx R_m \times I_{defl}$. At the feedback input (pin 9) a part of I_{defl} is fed back to the input stage. The feedback input has a current input characteristic which holds the differential voltage between pin 9 and the output pin 4 on zero. Therefore the feedback current (I_9) through R_{ref} is:

$$I_9 \approx \frac{R_m}{R_{ref}} \times I_{defl}$$

The input stage directly compares the driver currents into pins 1 and 2 with the feedback current I_9 . Any difference of this comparison leads to a more or less driver current for the output stages. The relation between the deflection current and the differential input current (I_{id}) is:

$$I_{id} = I_9 \approx \frac{R_m}{R_{ref}} \times I_{defl}$$

Due to the feedback loop gain ($V_{U\ loop}$) and internal bondwire resistance (R_{bo}) correction factors are required to determine the accurate value of I_{defl} :

$$I_{defl} = I_{id} \times \frac{R_{ref}}{R_m + R_{bo}} \times \left(1 - \frac{1}{V_{U loop}}\right)$$

with
$$R_{bo} \approx 70~\text{m}\Omega$$
 and $\left(1 - \frac{1}{V_{111000}}\right) \approx 0.98$

for $I_{defl} = 0.7 A$.

The deflection current can be adjusted up to ± 1 A by varying R_{ref} when R_m is fixed to 1 Ω .

High bandwidth and excellent transition behaviour is achieved due to the transimpedance principle this circuit works with.

Flyback generator

During flyback the flyback generator supplies the output stage A with the flyback voltage. This makes it possible to optimize power consumption (supply voltage V_P) and flyback time (flyback voltage V_{FB}). Due to the absence of a decoupling capacitor the flyback voltage is fully available.

In parallel with the deflection yoke and the damping resistor (R_p) an additional RC combination (R_{SP} ; C_{SP}) is necessary to achieve an optimized flyback behaviour.

Protection

The output stages are protected against:

- · Thermal overshoot
- Short-circuit of the coil (pins 4 and 6).

Guard circuit

The internal guard circuit provides a blanking signal for the CRT. The guard signal is active HIGH:

- At thermal overshoot
- · When feedback loop is out of range
- During flyback.

The internal guard circuit will not be activated, if the input signals on pins 1 and 2 delivered from the driver circuit are out of range or at short-circuit of the coil (pins 4 and 6).

For this reason an external guard circuit can be applied to detect failures of the deflection (see Fig.6). This circuit will be activated when flyback pulses are missing, which is the indication of any abnormal operation.

Full bridge current driven vertical deflection booster

TDA4866

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134); voltages referenced to pin 5 (GND); unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _P	supply voltage (pin 3)		0	30	V
V_{FB}	flyback supply voltage (pin 7)		0	60	V
I _{FB}	flyback supply current		0	±1.8	Α
V ₁ , V ₂	input voltage		0	V _P	٧
l ₁ , l ₂	input current		0	±5	mA
V ₄ , V ₆	output voltage		0	V _P	٧
I ₄ , I ₆	output current	note 1	0	±1.8	Α
V ₉	feedback voltage		0	V _P	V
l ₉	feedback current		0	±5	mA
V ₈	guard voltage	note 2	0	V _P + 0.4	٧
I ₈	guard current		0	±5	mA
T _{stg}	storage temperature		-20	+150	°C
T _{amb}	operating ambient temperature		-20	+75	°C
Tj	junction temperature	note 3	-20	+150	°C
V _{es}	electrostatic handling for all pins	note 4	-500	+500	٧

Notes

- 1. Maximum output currents I_4 and I_6 are limited by current protection.
- 2. For $V_P > 13 \text{ V}$ the guard voltage V_8 is limited to 13 V.
- 3. Internally limited by thermal protection; switching point ≥150 °C.
- 4. Equivalent to discharging a 200 pF capacitor through a 0 Ω series resistor.

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
R _{th(j-mb)}	thermal resistance from junction to mounting base		K/W

Full bridge current driven vertical deflection booster

TDA4866

CHARACTERISTICS

 V_P = 15 V; T_{amb} = 25 °C; V_{FB} = 40 V; voltages referenced to pin 5 (GND); parameters are measured in test circuit (see Fig.3); unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _P	supply voltage (pin 3)		8.2	_	25	V
V _{FB}	flyback supply voltage (pin 7)	note 1	V _P + 6	_	60	V
I _{FB}	quiescent feedback current (pin 7)	no load; no signal	_	7	10	mA
Input stag	e		•	•	•	•
I _{id(p-p)}	differential input current $(I_{id} = I_1 - I_2)$ (peak-to-peak value)		_	±500	±600	μА
I _{1, 2(p-p)}	single ended input current (peak-to-peak value)	note 2	0	±300	±600	μΑ
CMRR	common mode rejection ratio	note 3	_	-54	_	dB
V ₁	input clamp voltage	Ι ₁ = 300 μΑ	2.7	3.0	3.3	٧
V ₂	input clamp voltage	I ₂ = 300 μA	2.7	3.0	3.3	٧
TC _{i,1}	input clamp signal TC on pin 1		0	_	±800	μV/K
TC _{i,2}	input clamp signal TC on pin 2		0	_	±800	μV/K
$V_1 - V_2$	differential input voltage	l _{id} = 0	0	_	±10	mV
l ₉	feedback current		_	±500	±600	μΑ
V ₉	feedback voltage		1	_	V _P – 1	V
I _{id(offset)}	differential input offset current $(I_{id(offset)} = I_1 - I_2)$	I_{defl} = 0; R_{ref} = 1.5 k Ω ; R_{m} = 1 Ω	0	_	±20	μΑ
C _{i INA}	input capacity pin 1 referenced to GND		_	_	5	pF
C _{i INB}	input capacity pin 2 referenced to GND		_	_	5	pF
Output sta	ages A and B		•			
I ₄	output current		_	_	±1	Α
I ₆	output current		_	_	±1	Α
V ₆	output A saturation voltage to GND	I ₆ = 0.7 A	-	1.3	1.5	٧
		I ₆ = 1.0 A	_	1.6	1.8	V
V _{6,3}	output A saturation voltage to V _P	I ₆ = 0.7 A	_	2.3	2.9	٧
		I ₆ = 1.0 A	_	2.7	3.3	V
V ₄	output B saturation voltage to GND	$I_4 = 0.7 A$	_	1.3	1.5	V
		I ₄ = 1.0 A	_	1.6	1.8	V
V _{4,3}	output B saturation voltage to V _P	I ₄ = 0.7 A	_	1.0	1.6	V
		I ₄ = 1.0 A	_	1.3	1.9	V
LE	linearity error	$I_{\text{defl}} = \pm 0.7 \text{ A}$; note 4	-	_	2	%
V_4	DC output voltage	I _{id} = 0 A; closed-loop	6.6	7.2	7.8	V
V ₆	DC output voltage	I _{id} = 0 A; closed-loop	6.6	7.2	7.8	V
G _{oi}	open-loop current gain (I _{4, 6} /I _{id})	I _{4, 6} < 100 mA; note 5	-	100	_	dB
G _{ofb}	open-loop current gain (I _{4, 6} /I ₉)	I _{4, 6} < 100 mA; note 5	-	100	_	dB
G _{ifb}	current ratio (I _{id} /I ₉)	closed-loop	 -	-0.2	_	dB

Full bridge current driven vertical deflection booster

TDA4866

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I _{defl(ripple)}	output ripple current as a function of supply ripple	$V_{P(ripple)} = \pm 0.5 \text{ V};$ $I_{id} = 0;$ closed-loop	_	±1	_	mA
Flyback g	enerator					
V _{7, 6}	voltage drop during flyback					
	reverse	$I_{\text{defl}} = 0.7 \text{ A}$	-	-2.0	-3.0	\ V
		I _{defl} = 1.0 A	-	-2.3	-3.5	V
	forward	$I_{defl} = 0.7 A$	-	+5.6	+6.1	V
		I _{defl} = 1.0 A	_	+5.9	+6.5	V
V ₆	switching on threshold voltage		V _P – 1	-	V _P + 1.5	٧
V ₆	switching off threshold voltage		V _P – 1.5	_	V _P + 1	٧
l ₇	flyback current during flyback		_	_	±1	Α
Guard circ	cuit					
V ₈	output voltage	guard on	7.5	8.5	10	V
V ₈	output voltage	guard on; V _P = 8.2 V	6.9	_	V _P - 0.4	٧
I ₈	output current	guard on	5	-	_	mA
V ₈	output voltage	guard off	_	-	0.4	٧
I ₈	output current	guard off; V ₈ = 5 V	0.5	1	1.5	mA
V _{8(ext.)}	allowable external voltage on pin 8		0	-	13	٧
		$V_P \le 13 \text{ V}$	0	_	V _P + 0.3	٧


Notes


- 1. Up to 60 V \geq V_{FB} \geq 40 V a decoupling capacitor C_{FB} = 22 μ F (between pins 7 and 5) and a resistor R_{FB} = 100 Ω (between pin 7 and V_{FB}) are required (see Fig.4).
- 2. Saturation voltages of output stages A and B can be increased in the event of negative input currents $I_{1,2} < -500 \mu A$.
- 3. $D_i = \frac{I_{deflc}}{I_{idc}} \times \frac{I_{id}}{I_{defl}}$ with $I_{deflc} =$ common mode deflection current and $I_{idc} =$ common mode input current.
- 4. Deviation of the output slope at a constant input slope.
- 5. Frequency behaviour of Goi and Gofb:
 - a) -3 dB open-loop bandwidth (-45°) at 15 kHz; second pole (-135°) at 1.3 MHz.
 - b) Open-loop gain at second pole (-135°) 55 dB.

Full bridge current driven vertical deflection booster

TDA4866

TEST AND APPLICATION INFORMATION





TDA4866

Product specification

Example

SYMBOL	VALUE	UNIT		
Values given from application				
I _{defl(max)}	0.71	Α		
L _{deflcoil}	5.2	mH		
R _{deflcoil}	5.4 [= 4.2 + 7% + ΔR(ϑ)]	Ω		
R _m	1 (+1%)	Ω		
Rp	180	Ω		
R _{ref}	1.6	kΩ		
V_{FB}	35	٧		
T _{amb}	+50	°C		
T _{deflcoil}	+75	°C		
R _{th(j-mb)}	4	K/W		
R _{th(mb-amb)} ⁽¹⁾	8	K/W		
Calculated va	lues			
V _P	8.6	V		
t _{flb}	270	μs		
P _{tot}	3.65	W		
P _{defl}	0.9	W		
P _{IC}	2.75	W		
R _{th(tot)}	12	K/W		
T _{j(max)} (2)	+83	°C		

Notes

- A layer of silicon grease between the mounting base and the heatsink optimizes thermal resistance.
- 2. $T_{j(max)} = P_{IC}$ $\times [R_{th(j-mb)} + R_{th(mb-amb)}] + T_{amb}$

Calculation formula for supply voltage and power consumption

$$\begin{split} V_{b1} &= V_{6,\,3} + R_{deflcoil} \times I_{defl(max)} - U'_L + R_m \times I_{defl(max)} + V_4 \\ V_{b2} &= V_6 + R_{deflcoil} \times I_{defl(max)} + U'_L + R_m \times I_{defl(max)} + V_{4,\,3} \\ \text{for } V_{b1} &> V_{b2} : V_P = V_{b1} \\ \text{for } V_{b2} &> V_{b1} : V_P = V_{b2} \end{split}$$

 $U'_L = L_{deflcoil} \times 2I_{defl(max)} \times f_v$ $f_v = vertical deflection frequency.$

$$P_{tot} = V_p \times \frac{I_{defl(max)}}{2} + V_p \times 0.03 \text{ A} + 0.1 \text{ W} + V_{FB} \times I_{FB}$$

$$P_{defl} = \frac{1}{3} (R_{deflcoil} + R_m) \times I_{defl(max)}^2$$

$$P_{IC} = P_{tot} - P_{defI}$$

P_{IC} = power dissipation of the IC

P_{defl} = power dissipation of the deflection coil

P_{tot} = total power dissipation.

Calculation formula for flyback time (tflb)

$$t_{flb} = \frac{L_{deflcoil}}{R_{deflcoil} + R_m} \times ln \left(\frac{1 + \frac{(R_{deflcoil} + R_m) \times I_{defl(max)}}{V_{FB} + V_{7r} - V_{6r}}}{1 - \frac{(R_{deflcoil} + R_m) \times I_{defl(max)}}{V_{FB} - (V_{7f} - V_{6f})}} \right) + t_{flb(off)}$$

with:


 $t_{flb(off)} = flyback \ switch \ off \ time = 50 \ \mu s \ for \ this \ application \ (t_{flb(off)} \ depends \ on \ V_{FB}, \ l_{defl(max)}, \ L_{deflcoil} \ and \ C_{SP}).$

To achieve good noise suppression the following values for $\boldsymbol{R}_{\boldsymbol{p}}$ are recommended:

Recommended values


L _{deficoil} (mH)	R _p (Ω)
3	100
6	180
10	240
15	390

TDA4866




Full bridge current driven vertical deflection booster

TDA4866



INTERNAL PIN CONFIGURATION




TDA4866

PACKAGE OUTLINE

SIL9P: plastic single in-line power package; 9 leads

SOT131-2



1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE	REFERENCES			REFERENCES		ISSUE DATE
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT131-2						92-11-17 95-03-11

1999 Jun 14 12

Full bridge current driven vertical deflection booster

TDA4866

SOLDERING

Introduction to soldering through-hole mount packages

This text gives a brief insight to wave, dip and manual soldering. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398 652 90011).

Wave soldering is the preferred method for mounting of through-hole mount IC packages on a printed-circuit board.

Soldering by dipping or by solder wave

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joints for more than 5 seconds.

The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ($T_{stg(max)}$). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

Manual soldering

Apply the soldering iron (24 V or less) to the lead(s) of the package, either below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

Suitability of through-hole mount IC packages for dipping and wave soldering methods

PACKAGE	SOLDERING METHOD		
PACRAGE	DIPPING	WAVE	
DBS, DIP, HDIP, SDIP, SIL	suitable	suitable ⁽¹⁾	

Note

1. For SDIP packages, the longitudinal axis must be parallel to the transport direction of the printed-circuit board.

DEFINITIONS

Data sheet status					
Objective specification This data sheet contains target or goal specifications for product development.					
Preliminary specification This data sheet contains preliminary data; supplementary data may be published later.					
Product specification This data sheet contains final product specifications.					
Limiting values	Limiting values				
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.					

Application information

Where application information is given, it is advisory and does not form part of the specification.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.